



Dual N-Channel Enhancement-Mode MOSFET

Product Summary

V_{DS} (V)	$r_{DS(on)}$ (Ω)	I_D (A)
30	0.050 @ $V_{GS} = 10$ V	± 5.0
	0.080 @ $V_{GS} = 4.5$ V	± 3.9



Absolute Maximum Ratings ($T_A = 25^\circ\text{C}$ Unless Otherwise Noted)

Parameter	Symbol	Limit	Unit
Drain-Source Voltage	V_{DS}	30	V
Gate-Source Voltage	V_{GS}	± 20	
Continuous Drain Current ($T_J = 150^\circ\text{C}$) ^a	I_D	$T_A = 25^\circ\text{C}$	± 5.0
		$T_A = 70^\circ\text{C}$	± 4.0
Pulsed Drain Current	I_{DM}	± 40	A
Continuous Source Current (Diode Conduction) ^a	I_S	1.7	
Maximum Power Dissipation ^a	P_D	$T_A = 25^\circ\text{C}$	2
		$T_A = 70^\circ\text{C}$	1.3
Operating Junction and Storage Temperature Range	T_J, T_{stg}	-55 to 150	$^\circ\text{C}$

Thermal Resistance Ratings

Parameter	Symbol	Limit	Unit
Maximum Junction-to-Ambient ^a	R_{thJA}	62.5	$^\circ\text{C}/\text{W}$

Notes

a. Surface Mounted on FR4 Board, $t \leq 10$ sec.

Subsequent updates to this data sheet may be obtained via facsimile by calling Siliconix FaxBack, 1-408-970-5600. Please request FaxBack document #1210.







Specifications ($T_J = 25^\circ\text{C}$ Unless Otherwise Noted)

Parameter	Symbol	Test Condition	Min	Typ ^a	Max	Unit
Static						
Gate Threshold Voltage	$V_{GS(th)}$	$V_{DS} = V_{GS}, I_D = 250\ \mu\text{A}$	1			V
Gate-Body Leakage	I_{GSS}	$V_{DS} = 0\ \text{V}, V_{GS} = \pm 20\ \text{V}$			± 100	nA
Zero Gate Voltage Drain Current	I_{DSS}	$V_{DS} = 24\ \text{V}, V_{GS} = 0\ \text{V}$			2	μA
		$V_{DS} = 24\ \text{V}, V_{GS} = 0\ \text{V}, T_J = 55^\circ\text{C}$			20	
On-State Drain Current ^b	$I_{D(on)}$	$V_{DS} \geq 5\ \text{V}, V_{GS} = 10\ \text{V}$	20			A
Drain-Source On-State Resistance ^b	$r_{DS(on)}$	$V_{GS} = 10\ \text{V}, I_D = 5.0\ \text{A}$		0.04	0.050	Ω
		$V_{GS} = 4.5\ \text{V}, I_D = 3.9\ \text{A}$		0.06	0.080	
Forward Transconductance ^b	g_{fs}	$V_{DS} = 15\ \text{V}, I_D = 5.0\ \text{A}$		8		S
Diode Forward Voltage ^b	V_{SD}	$I_S = 1.7\ \text{A}, V_{GS} = 0\ \text{V}$		0.75	1.2	V
Dynamic^a						
Total Gate Charge	Q_g	$V_{DS} = 15\ \text{V}, V_{GS} = 10\ \text{V}, I_D = 5.0\ \text{A}$		13	35	nC
Gate-Source Charge	Q_{gs}			1.5		
Gate-Drain Charge	Q_{gd}			3.7		
Turn-On Delay Time	$t_{d(on)}$	$V_{DD} = 15\ \text{V}, R_L = 15\ \Omega$ $I_D \cong 1\ \text{A}, V_{GEN} = 10\ \text{V}, R_G = 6\ \Omega$		12	30	ns
Rise Time	t_r			10	25	
Turn-Off Delay Time	$t_{d(off)}$			25	50	
Fall Time	t_f			10	50	
Source-Drain Reverse Recovery Time	t_{rr}	$I_F = 5.0\ \text{A}, di/dt = 100\ \text{A}/\mu\text{s}$		120	160	

Notes

- a. Guaranteed by design, not subject to production testing.
b. Pulse test; pulse width $\leq 300\ \mu\text{s}$, duty cycle $\leq 2\%$.

Typical Characteristics (25°C Unless Otherwise Noted)



Typical Characteristics (25°C Unless Otherwise Noted)

